1.
Cheng YJ, Yin CR, Tang KX, Zhang YM, Tan Y. Design and Implementation of a High-Performance RISC-V CPU IP Core for Multiple Cryptographic Algorithms. AEM [Internet]. 2026 Aug. 13 [cited 2026 Nov. 5];15(3):2970-9. Available from: https://www.aemjournal.org/index.php/AEM/article/view/3355